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1) Customization is input data set 
       insensitive.
2) Interval analysis is extremely fast and
       accurate.
1. Introduction 2. Methodology
3. Results
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2.2. Technique
IPC=#instructions / #cycles
#cycles=#instructions+∑missesi * latencyi
Interval analysis: 
abstract the level of simulation.
Only 1.4 years (on single machine)!
Accurate within 3.6%! 
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Spearman Rank Correlation: 
ranking processors with 1 dataset 
v.s. ranking with 1000 datasets.
Processor design is dependent on 
application.
Is it also dependent on application's input?
One input enough for design 
decisions?
Very high correlation!
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2.1. Experiment
=10 million evaluations!
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1 input to make design decisions 
correlates well with using 1000 
inputs.
Cycle level simulation would take 
4000 years (on single machine)!
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 1)   Sensitivity of compiler optimization to 
       micro architectural design decisions.
 2)   Compare interval analysis to neural 
       network.
3) Validate interval analysis against 
       industrial simulator.
4) Simulate other processor families.
5. Future work
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